专题:Interconnection Networks and Systems

This cluster of papers focuses on the design, architecture, and optimization of Networks on Chip (NoC) within System-on-Chip (SoC) designs. It covers topics such as interconnection networks, routing algorithms, performance evaluation, power optimization, wireless interconnects, fault tolerance, and multi-core processors.
最新文献
Graph Attention-Based Current Crowding Analysis at TSV Interfaces in 3D Power Delivery Networks

article Full Text OpenAlex

Differentiable Tier Assignment for Timing and Congestion-Aware Routing in 3D ICs

article Full Text OpenAlex

Enhancing Grid Resilience for Giga-Watt Scale Data Centers Using High Voltage Circuit Breaker Operated Braking Resistors

article Full Text OpenAlex

TEMP: A Memory Efficient Physical-Aware Tensor Partition-Mapping Framework on Wafer-Scale Chips

article Full Text OpenAlex

Efficient deployment of programmable switches for scalable network monitoring

article Full Text OpenAlex

It’s about Time: Temporal Abstractions for Asynchronous GPU Tensor Computations

article Full Text OpenAlex

Equivalence Between Integers and Network Structure

preprint Full Text OpenAlex

Cluster vertex deletion problems on cubic graphs

article Full Text OpenAlex

Spectral radius and path-factor critical graphs

article Full Text OpenAlex

A scalable 1L2D multi-core near-DRAM computing architecture leveraging 3D hybrid bonding for high-performance data-intensive applications

article Full Text OpenAlex

近5年高被引文献
TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

article Full Text OpenAlex 396 FWCI181.9127

IEEE Standard for Interconnection and Interoperability of Inverter-Based Resources (IBRs) Interconnecting with Associated Transmission Electric Power Systems

standard Full Text OpenAlex 287 FWCI0

A survey on data plane programming with P4: Fundamentals, advances, and applied research

article Full Text OpenAlex 182 FWCI23.2062

Jupiter evolving

article Full Text OpenAlex 180 FWCI24.334

Universal Chiplet Interconnect Express (UCIe): An Open Industry Standard for Innovations With Chiplets at Package Level

article Full Text OpenAlex 161 FWCI14.2892

A new adaptive selection strategy for reducing latency in networks on chip

article Full Text OpenAlex 135 FWCI19.0745

Hierarchical Domain-Based Multicontroller Deployment Strategy in SDN-Enabled Space–Air–Ground Integrated Network

article Full Text OpenAlex 125 FWCI70.9362

RISC-V Instruction Set Architecture Extensions: A Survey

article Full Text OpenAlex 98 FWCI30.0604

High-Quality Hypergraph Partitioning

article Full Text OpenAlex 97 FWCI8.296

Ponte Vecchio: A Multi-Tile 3D Stacked Processor for Exascale Computing

article Full Text OpenAlex 91 FWCI18.7977